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ABSTRACT
Deep Convolutional Neural Networks (CNN) have become a
Swiss knife in solving critical artificial intelligence tasks. However,
deploying deep CNN models for latency-critical tasks remains to be
challenging because of the complex nature of CNNs. Recently, FPGA
has become a favorable device to accelerate deep CNNs thanks to
its high parallel processing capability and energy efficiency. In this
work, we explore different fast convolution algorithms including
Winograd and Fast Fourier Transform (FFT), and find an optimal
strategy to apply them together on different types of convolutions.
We also propose an optimization scheme to exploit parallelism on
novel CNN architectures such as Inception modules in GoogLeNet.
We implement a configurable IP-based face recognition acceler-
ation system based on FaceNet using High-Level Synthesis. Our
implementation on a Xilinx Ultrascale device achieves 3.75x la-
tency speedup compared to a high-end NVIDIA GPU and surpasses
previous FPGA results significantly.
KEYWORDS
Convolution, Winograd, Fast Fourier Transform, High-level Syn-
thesis, FPGA, Face Recognition
1 INTRODUCTION
Deep Convolutional Neural Networks (CNN) have demonstrated
great success in various machine intelligence areas and enabled new
advancement for applications such as video content understanding
[1], face recognition [2], and crowd flow monitering [3]. To over-
come the overwhelming computing pressure of these deep models,
researchers have developed custom hardware accelerators includ-
ing ASICs [4] and FPGAs [5]. FPGAs have already been proven to
be an efficient device for implementing traditional computer vision
algorithms [6–8]. More recently, they also gained popularity in deep
neural network accelerations mainly because of their flexibility and
high energy-efficiency. And with the help of High-Level Synthesis
(HLS) tools, we are able to rapidly map and optimize the emerging
deep neural network architectures on FPGAs.
Prior FPGA works [9, 10] mostly focus on optimizing general
convolution (CONV) layers. However, recent trend shows that state-
of-the-art neural network architectures [11, 12] tend to contain the
topology of parallel branches, which are then merged through filter
concatenation or summation. It is noticed that jointly optimizing
a single acceleration engine for all layers of the deep networks
leads to dynamic underutilization of resources [13]. This effect is
especially acute on these advanced CNN structures with branches,
since each branch would most likely carry different sizes and di-
mensions of convolutions. Also, past approaches did not exploit
the attribute that individual branches are independent, thus do not
utilize the opportunity to concurrently execute the parallelizeable
CONV branches. To overcome this problem, one solution is to im-
plement multiple CONV engines that are specifically designed for
each or subsets of layers. To achieve minimum overall latency, a
resource partition solution has been proposed [14]. We extend such
resource allocation strategy to exploit the intra-module parallelism
of the multi-branch topology to attain better latency.
Besides hardware-specific tricks, researchers also look into al-
gorithmic improvements to accelerate convolution computation.
Researchers [15] exploit the equivalency between convolutions
in spatial domain and element-wise multiplications in frequency
domain. This method allows us to mathematically reduce the com-
putation complexity with FFT-based convolution. More recently,
the Winograd minimal-filter based convolution algorithm has been
introduced [16], and it is suitable for small kernel sizes and strides.
Although works have been done to adopt the FFT-based [17] and
Winograd-based [18] algorithms to accelerate convolution on FP-
GAs, to the best of our knowledge, there is no work on combining
the two fast algorithms to adapt to different sizes of convolutions
so as to obtain better performance. In our work, we analyze and
explore the properties of both FFT and Winograd-based convolu-
tion algorithms, and propose a heuristic methodology to design a
hybrid accelerator for different convolutions. To summarize, this
work highlights the following contributions:
• We analyze the FFT and Winograd convolution algorithms,
and explore the design space to find the suitable sizes and
depths for applying each algorithm respectively. The analysis
is incorporated in a general methodology to design a hybrid
convolution algorithm for FPGAs.
• We propose a novel resource allocation scheme that con-
siders the intra-module parallelism of the recently invented
CNN topology with branches, and minimize the overall sys-
tem latency. We implement an algorithm to quickly find
optimal resource partition parameters on HLS tools.
• We design a template based reconfigurable HLS IP specifi-
cally targeting the Inception module, which features parallel
convolution branches [11]. Using the IP, we implement a
face recognition system that is built upon Inception V2. We
achieve better performance and energy-efficiency compared
to GPUs and previous implementation of GoogLeNet on
FPGAs [17].
The rest of the work is organized as follows. In Section 2, we
introduce the background of Inception architecture and two fast
convolution algorithms. In Section 3, we perform design space ex-
ploration on the two algorithms to identify sweet spots to adopt
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each algorithm. Section 4 presents the resource allocation scheme
along with an algorithm for fast optimization method. The overall
implementation on the FPGA and additional techniques for opti-
mization, along with result evaluation, are shown in Section 6.
2 BACKGROUND
2.1 Inception Module
In recent years, we have seen the booming of highly effective
CNN architectures. One trend is that many networks apply the idea
of splitting convolution layers into several branches, which may
contain different sizes and depths of convolution kernels. These
branches are often merged through concatenation or summation.
Such a topology enhances the model’s expressivity and enables
the network to be several times deeper. The Inception module is
the first architecture that employs such a forking mechanism. One
inception module contains a composition of pooling, 1 × 1, 3 × 3,
5 × 5 convolutions. At the top, the results of different convolution
branches are concatenated together. The Inception module is illus-
trated in Figure 1. The GoogLeNet (Inception V1) comprises nine
Inception modules, making it the best performing CNN architecture
in ImageNet competition 2014.
The FaceNet face recognition system [2] is based on Inception
Figure 1: Inception module topology.
V2, which is an improvement of V1 with batch normalization. The
model is designed to output a 128-d embedding vector, and a typ-
ical face recognition pipeline is shown in Figure 2. The model is
trained using the triplet loss function, such that embeddings of two
images of the same person have a small distance between them,
while embeddings of different persons have a large distance.
Figure 2: Face recognition pipeline.
2.2 Convolution in Frequency Domain
The well known convolution theorem states that spatial convo-
lutions are equivalent to pair-wise multiplications in the frequency
domain. Assuming the convolution input is a L×M×M feature map,
there are K kernels with size L ×Q ×Q . The spatial convolution’s
computation complexity is then Cspatial = (KLQ2M2). 2D real-
number FFT has logaritmic complexity. During inference, weights
are usually only loaded once, therefore the FFT for weights (CONV
kernels) can be done offline. Thus, the computation complexity for
FFT-based convolution during inference consists of three parts: 2D
FFT for feature map, pair-wise complex number multiplication, and
inverse-FFT for the result. The overall computation complexity is
given by:
Cf f t_conv_inf erence = LM
2loдM2 + KL4M2 + KM2loдM2 (1)
And the theoretical speed up is presented as:
SU =
KLQ2
(K + L)loдM2 + 4KL ≈
1
4Q
2 (2)
when number of feature maps (L) and number of kernels (K) are
both large. The feature map size (M) is on log scale thus the impact
is minimal. According to Equation 2, larger kernel size leads to
more significant speed up.
2.3 Winograd Minimal Filtering Convolution
Another fast convolution is based on the Winograd minimal
filtering algorithm[19]. The algorithm reduces the number of mul-
tiplications with the expense of additional addition and constant
multiplication. Take F (2, 3) as an example. The standard convolu-
tion consumes 2 × 3 = 6 multiplications. The Winograd algorithm
uses 4 multiplications. It uses 9 more constant multiplications, but
they can be implemented as bit-shifts and additions, thus are much
cheaper. The 2D Winograd algorithm is implemented from nesting
the minimal 1D algorithm. In general, a 2D Winograd algorithm
F (m ×m, r × r ) can be represented by the following equations.
U = GдGT ,V = BTdB,Y = F (m ×m, r × r ) = AT (U ⊙ V )A, (3)
where g, d refer to the original weight tile and feature map tile
respectively, G, B, and A are transform matrices, generated by
Cook-Toom algorithm, and U, V are the transformed weight tile
and feature map tile. For example, F (2 × 2, 3 × 3) consumes 16
multiplications, at the expense of additional 84 operations, yield-
ing 2.25x reduction compared to 36 multiplications with standard
convolution.
3 SYSTEMIC CHARACTERIZATION FOR FAST
CONVOLUTION ALGORITHMS
The two fast algorithms deliver remarkable speed compared to
conventional convolution, but theoretical analysis and previous
experiments [15, 16] have shown that these two algorithms have
different optimal design points. FFT-based method in theory pro-
vides greater speed up when kernel size is larger. On the other
hand, study claims that the Winograd algorithm’s improvement on
speed winds down quickly when kernel size becomes large because
the transformation overhead increases quadratically, offsetting the
2
Figure 3: 2D FFT engine constructed from multiple 1D FFT
cores.
Figure 4: Winograd processing engine that exploits paral-
lelism and data reuse.
savings in the multiplications.
Recent deep CNN structures contain multiple parallel branches
with different kinds of convolutions. Therefore, a single efficient
algorithm cannot provide the best optimization. Consequently, we
come up with an innovative heuristic to design a hybrid accelerator
that incorporates both fast algorithms to cover different workloads
for better performance. In order to find a good strategy of using
different algorithms, we systematically conduct studies for different
implementations of FFT and Winograd CONV with different design
parameters, and use latency cycle count as our performance metric.
In our experiments we consider kernel sizes, feature map sizes, and
input/output dimensions shown in Table 1. The empirical latency
model obtained from the study can be used as a guidance to choose
different algorithms for different network architectures.
For Winograd-based convolution with larger kernels, we evalu-
ate F (2 × 2, 5 × 5), and F (2 × 2, 7 × 7). For our implementation of
FFT-based convolution, since the Radix-2 FFT inputs must be of
size of powers of 2, we choose the padding to make up size 8, 16,
and 32, for input size 6, 12, and 24 respectively.
One observation is that the kernel size does not affect FFT’s ab-
solute performance in general because kernel and input need to be
zero-padded to be the same size. There is one exception when input
size is 6 × 6 and kernel size is 5 × 5 and 7 × 7. For these particular
parameter combinations, we pad it to 16 instead of 8 × 8, to retain
Table 1: Design parameters for FFT-based and Winograd-
based convolutions
Dimensions Sizes evaluated
kernel sizes 3, 5, 7
feature map sizes 6, 12, 24
input/output dimensions 16, 32, 64, 128 (combinations)
higher numerical precision as observed in our experiment. The
padding overhead is significant, leading to similar performance as
12 × 12 input, thus less speed up compared to other algorithms.
We use Vivado HLS to implement the algorithms on the Xilinx
VU9P FPGA. The implementations of FFT and Winograd CONV
engines are illustrated in Figure 3 and 4. For each engine, they have
respective transformation matrices, followed by MAC arrays for
computing pair-wise multiplication. Our goal here is to evaluate the
algorithmic impact, so we aim to eliminate the hardware resource
usage difference as much as we can. We notice that both fast algo-
rithms exhibit similar transform-compute-transform computation
pattern, and each transformed feature map can be reused to do
multiple pair-wise multiplication with pre-transformed kernels, to
generate multiple partial results in parallel. Thus, one easier way to
control resource usage is to designate the feature map reuse factor
through HLS UNROLL. We try to keep the same reuse factor so
that different algorithms uses similar amount of resource for fair
comparison. However, as shown in Figure 5, which demonstrates
the normalized resource usage, we observe that different algorithms
have different preferences of resources. For example, for FFT-based
algorithm, it uses 60% of the DSPs, but consumes as much as 2.2x
of LUTs, compared to the baseline, which is implemented using a
conventional loop-optimization method [14]. Also, BRAM usage
is affected by the number of output channels, since it buffers the
intermediate results to prevent unnecessary IFFTs. In general, the
fast algorithms prefer using LUTs to implement transformation
operations, and save DSP usage due to reduced number of multipli-
cations.
The result is shown in Figure 6, 7, and 8. The X-axis shows the
input/output channel sizes, and 2D feature map sizes (6 denotes
6 × 6, etc.) of the convolution, and the Y-axis shows the normalized
performance of each convolution method, measured in terms of
simulation cycle count. Across the three figures, orange curves rep-
resent Winograd-based convolution’s speed up against the baseline,
and grey curves represent FFT-based method’s speed up compared
Figure 5: Normalized resource usage for different experi-
ment setup.
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Figure 6: Speed up comparison when kernel size is 3 × 3.
Figure 7: Speed up comparison when kernel size is 5 × 5.
Figure 8: Speed up comparison when kernel size is 7 × 7.
to the baseline. From the figure we learn that in small kernels,
Winograd’s algorithm dominates the performance. For larger ker-
nel sizes, FFT-based convolution starts to catch up in speed, because
the expense of Winograd transformation starts to overwhelm. Start-
ing from kernel size 5 × 5 and feature map size 24 × 24, FFT starts
to gain advantage over Winograd. When kernel size is 7 × 7 and
input/output depth is large, FFT method outperforms Winograd’s
method by a maximum of 2x margin. Considering that FFT gener-
ally has higher resource usage overhead with same unroll factor, it
would be wise to apply FFT when kernel size is at least 5 × 5 and
input size larger than 12. We summarize the empirical results at
Table 2, which serves to be a decision table to select fast algorithms
depending on different input configurations.
Table 2: Decision table for algorithm selection
kernel size
feature map
size
6 × 6 12 × 12 24 × 24
3 × 3 Winograd Winograd Winograd
5 × 5 Winograd Winograd FFT
7 × 7 Winograd FFT FFT
4 RESOURCE ALLOCATION FOR MINIMAL
LATENCY CONSIDERING INTRA-MODULE
PARALLELISM
With the empirical model, we further develop a judicious re-
source partition algorithm, which is critical to achieve minimal
latency for mapping the entire network onto FPGAs. Zhang’s work
[14] uses Cauchy inequations to prove that in order to optimize
the overall latency for an entire network, we should partition the
resources according to the equation RiRj =
√
Ci√
Cj
, where
√
Ci and√
Cj represent the computation complexity of layer i and j, and Ri
and Rj is the calculated ideal resource allocation for layer i and j.
Applying such equation with the constraint Rtotal =
∑
i Ri , one is
able to find the optimal resource partition between layers to achieve
minimum latency.
However, such framework does not consider the properties of
Inception like CNN structures with parallel branches, and does not
provide us a solution on intra-module resource allocation. In such
structure, latency is constrained by the longest branch. We appreci-
ate the fact that each branch in such topology has no dependency
and thus executes concurrently. In order to minimize the latency,
we prorate the resource according to computation complexities
of each branch: RBiRBj =
CBi
CBj , where Bi and Bj indicate different
branches.
To quickly find out the most appropriate parallel factors for
branched structures, we put forward a resource allocation scheme
explorer, as shown in Algorithm 1. We first calculate the ideal allo-
cation solution for each module as Rideal_i by solving RiRj =
√
Ci√
Cj
for each layer in the whole network model, then for each layer,
we solve RBiRBj =
CBi
CBj for each branch. In FPGA implementations,
to utilize resource more efficiently, a common way is to specify
parallel factors to launch multiple computing engines (Winograd
or FFT-conv engines in our case) concurrently. To avoid on-chip
memory port contention, arrays must be partitioned proportionally
to the parallel factors. We designate our parallel factor to follow
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the power of two, such as 4, 8, and 16. This intends to boost the
computing efficiency in hardware and avoid the misaligned paral-
lelism between neighbouring layers (in HLS implementation, array
partition factors should be consistent between adjacent layers). The
proposed algorithm generates resource allocation scheme for differ-
ent branch i to approach the theoretical optimum. The algorithm is
depicted in Algorithm 1. By analyzing the computation demands
of the branches, we have the normalized computation complexity
(line 1 to 3) and then generate the ideal resource allocation scheme
for branch i: Rideal_Bi . Since hardware implementation is more
favorable to the power of two, we truncate the ideal scheme to use a
more realistic option: RBi . From line 7 to 17, we use a while loop to
fine-tune the resource allocated to each branch. If the gap between
ideal and realistic resource allocation for a branch is non-zero and
more resource is still available, we double the current resource
utilization (line 10, 11) for the branch to remove this gap starting
with the largest gap first to fulfill the computation demand for this
critical branch.
Algorithm 1 Resource Allocation for Intra-layer Branches
1: Calculate computation complexity of each concurrent
branch: CB1,CB2, ...,CBn
2: Normalize the computation complexity:
Cnorm_Bi =
CBi
min(CB1,CB2, ...,CBn )
3: Sum up normalized computation complexity:
Cnorm =
∑
i
CBi
min(CB1,CB2, ...,CBn )
4: Calculate the ideal resource allocation for branch i:
Rideal_Bi = Rtotal ∗ Cnorm_BiCnorm
5: set Rideal_sum =
∑
Rideal_Bi
6: set RBi = 2 ⌊log 2(Rideal_Bi )⌋ ,Rsum =
∑
RBi
7: While Rsum < Rideal_sum :
8: Form queue Q based on the utilization gap DBi :
DBi = Rideal_Bi − Ri
9: Find the largest gap and allocate more resource
Dmax =max(DBi ), sel = i
10: if Rsum + Rsel <= Rideal_sum ,
11: Rsel∗ = 2, Continue
12: Endif
13: Delete branch sel in Q;
14: if Length(Q) = 0
15: Break
16: Endif
17: Endwhile
5 INCEPTION MODULE IP
We use Vivado HLS to implement a C++ template based recon-
figurable Inception module IP, which includes all the techniques
of optimizations discussed in the above sections. Using the Incep-
tion engine, a face recognition network, based on Inception V2, is
mapped onto a Xilinx VU9P FPGA development board. The Incep-
tion module IP is implemented as a template function, with the
cccp (1 × 1 CONV), conv3, conv5, and pool sub-functions that repre-
sent the parallel branches in the Inception module. Although there
are no data read/write dependencies between each sub-function,
by default, Vivado HLS won’t schedule sub-functions to execute
concurrently if sub-functions read from or write to the same array
(even when they are writing to different location of the array). To
solve this problem, we have to explicitly implement split_input and
combine_output functions to copy the input feature maps to differ-
ent buffers, and write to isolated buffers for different sub-functions,
and then concatenate the result at the end. Algorithm 2 describes
the implementation, where CONFIG stands for an ensemble of mul-
Algorithm 2 Inception Module IP
1: template <typename T0, config_t CONFIG>
2: void inception(T bottom, T top, T weights, T bias) {
3: T bottom_conv3, bottom_conv5, bottom_cccp;
4: T top_conv3, top_conv5, top_cccp; // buffers
5: split_input<CONFIG>(bottom, bottom_conv3, ...);
6: if(CONFIG.CONV3==1) conv3<CONFIG>(...);
7: if(CONFIG.CONV5==1) conv5<CONFIG>(...);
8: if(CONFIG.POOL==1) pool<CONFIG>(...);
9: if(CONFIG.CCCP==1) cccp<CONFIG<(...);
10: combine_output<CONFIG>(top, conv3_top, ...);
11: }
tiple reconfigurable variables such as array sizes, flags for existence
of sub-modules, and unroll factors etc. When Vivado HLS reads the
code, it instantiates sub-modules according to the flags in the if
statements. With the Inception module IP, we instantiate Inception
modules that fit different input/output and CONV sizes by passing
template parameters and construct the entire FaceNet system.
6 SYSTEM IMPLEMENTATION AND
EVALUATION
6.1 Data Quantization and Numerical accuracy
In recent years researchers have shown that neural networks
are exceptionally robust to low precision computation [20]. In this
work, we explore both 16-bit fixed point and 8-bit fixed point. We
measure the numerical error of the network with regular convolu-
tions, and fast algorithms, whose implementation configuration is
listed on Table 4. We set the float-point embedding as the ground
truth, and measure l2 squared distance between the output with
quantized data and float-point data, since this metric is used in
the FaceNet system to measure if faces are from the same identity
or not. Results are shown on Table 3. First we discover that 8-bit
fixed-point weights are adequate to not lose too much accuracy
compared with floating-point results. The network with fast algo-
rithms and fixed 16-bit and fixed 8-bit values generate distance
error at 10−4 and 10−1 magnitude compared to the floating-point
version, which is tolerable in terms of face verification accuracy
(threshold for same identity is set to 1). In our experiment of 100
face pairs at size 112 × 112, 12 pairs are classified differently com-
pared to the float-point result with 8-bit fast algorithms, and only
one mismatched pair with 16-bit fast algorithm. We believe that
if we were to run re-training, accuracy can be further restored, as
shown in previous works [21, 22].
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Table 3: Numerical analysis on Inception 3a
FIX16 L2 error
regular CONV
FIX8 L2 error
regular CONV
FIX16 L2 error
fast CONV
FIX8 L2 error
fast CONV
7.024e-5 9.989e-2 1.232e-4 2.031e-1
6.2 Implementation
We implement our design targeting a Xilinx VU9P FPGA. The
detailed implementation scheme of our Inception modules with
hybrid algorithms is presented in Table 4, where "-" means the
sub-branch does not exist in the module.
We start with the conventional 6-loop unoptimized convolution
as our baseline. In optimization, we use Algorithm 1 to iteratively
optimize the sub-branch and apply fast algorithms when possible.
We implement Winograd F (4 × 4, 3 × 3) in earlier modules and
Winograd F (2 × 2, 3 × 3) for later modules because although theo-
retically the former Winograd setup gives more performance gain,
but in later modules, the input feature map sizes become so small
that using F (4× 4, 3× 3) results in lots of sampling of padded zeros,
impairing both the accuracy and performance. We adopt FFT-based
for inception 3b and inception 4a because the 5 × 5 branch be-
comes critical path after 3 × 3 branch is well optimized. CONVs
in inception 3c and inception 4e have stride 2, which the fast
methods don’t support, so we optimize them with conventional
methods [14].
Our implementation use 16-bit fixed point for both weight and
feature map, and the operating frequency is 200 MHz. The resource
consumption and simulation performance results are shown in Ta-
ble 5 and Table 6.
We implement our design with Vivado HLS 2017.1 and find that
our implementation tends to use more LUTs. This situation is due to
the following reasons. First, both FFT andWinograd transformation
comsume LUTs because multiplications are reduced to either addi-
tions or constant multiplications, which is implemented using LUTs.
Second, the control logic in the Inception engine IP is more compli-
cated compared to conventional convolution implementation, thus
taking up more LUTs.
6.3 Evaluation
We first compare our implementation on FPGA with GPU result.
We use a cutting-edge Pascal-based NVidia GTX 1080 GPU, which
has a 8.9 TFLOPS peak performance. The GPU implmentation is
Table 4: Inception V2 (GoogLeNet-BN) detailed implementa-
tion
Inception # 3 × 3 5 × 5
Inception 2 Winograd F (4 × 4, 3 × 3) -
Inception 3a Winograd F (4 × 4, 3 × 3) conventional
Inception 3b Winograd F (4 × 4, 3 × 3) FFT-based
Inception 3c conventional conventional
Inception 4a Winograd F (2 × 2, 3 × 3) FFT-based
Inception 4e conventional conventional
Inception 5a Winograd F (2 × 2, 3 × 3) -
Inception 5b Winograd F (2 × 2, 3 × 3) -
Table 5: Inception V2 resource consumption
BRAM DSP FF LUT
Our work 3067 2041 539422 938159
71% 32% 23% 79%
Table 6: Inception V2 performance comparison with previ-
ous implementations
latency per
image
latency
speedup
power energy
efficiency
GPU 89.0 ms 2.16X 109.1 W 9.780 J/pic/s
FPT16 [23] 192.3 ms 1X (baseline) N/A N/A
FPGA17 [17] 83.6 ms 2.30X 13.2 W 1.175 J/pic/s
Our work 23.7 ms 8.11X 10.6 W 0.251 J/pic/s
on Torch, with CUDA 8.0. We also compare our work with the
results reported in Zhang’s work (FPGA2017) [17], and DiCecco’s
work (FPT2016) [23] which are works that evaluated GoogLeNet
(Inception V1). These two works also implement fast convolution
algorithms. FPGA2017 implements Overlap-Add FFT convolver on
a CPU + FPGA system, and FPT2016 implements Winograd con-
volution on a Xilinx Virtex7 board. Our implementation is in fact
Inception V2, which is the original Inception added with batch
normalization layer after each CONV layer, thus has slightly more
computations. The result is shown in Table 6. We use inference la-
tency as the evaluation metric, since facial recognition/verification
is a latency critical task. For works that don’t report latency, we
calculate single image latency by dividing the entire network com-
putation operations with the reported GOPS. Our result shows that,
compared with GPU, we achieve 3.75x latency improvement. For
FPGA works, we achieve superior results, with 3.53x and 8.11x
latency speed up compared to the FPGA2017 and FPT2016, respec-
tively. We also achieve 4.68x better energy efficiency compared to
FPGA2017.
7 CONCLUSIONS
In this paper, we explore different fast convolution algorithms
including Winograd’s minimum filter algorithm and FFT-based al-
gorithm, and find the best strategy to apply them on different types
of convolutions. We implement a configurable IP-based end-to-end
CNN accelerator targeting FaceNet (Inception V2) using C-based
HLS. Our solution surpasses both NVIDIA GTX 1080 GPU and pre-
vious FPGA results. We envision that such face recognition system
can be paired with multiple low-power video capture systems, with
the FPGA deployed in a central server and close to database, for
fast real-time multi-face recognition and verification, to satisfy the
need for security, border control, and other related applications.
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